### **EAST Search History**

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1406	body adj bias	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L2	53484	sram	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L3	246	1 and 2	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L4	1982	365/154.ccls.	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L5	21	3 and 4	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L6	702	365/156.ccls.	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L7	11	3 and 6	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L8	51	tang-stephen-h\$.in.	US-PGPUB; USPAT	OR	ON	2006/08/11 17:13
L9	52	khellah-muhammad-m\$.in.	US-PGPUB; USPAT	OR	ON	2006/08/11 17:14
L10	87	somasekhar-dinesh.in.	US-PGPUB; USPAT	OR	ON	2006/08/11 17:14
L11	199	de-vivek-k\$.in.	US-PGPUB; USPAT	OR	ON	2006/08/11 17:15
L12	51	tschanz-james-w\$.in.	US-PGPUB; USPAT	OR	ON	2006/08/11 17:15

Day: Friday Date: 8/11/2006

Time: 17:06:18



## PALM INTRANET

### **Inventor Name Search Result**

Your Search was:

Last Name = KHELLAH First Name = MUHAMMAD

					<b>Y Y</b>
Application#	Patent#				Inventor Name
10117163	6724648	150	04/05/2002	SRAM ARRAY WITH DYNAMIC VOLTAGE FOR REDUCING ACTIVE LEAKAGE POWER	KHELLAH, MUHAMMAD
10748222	6903984	150	12/31/2003	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	KHELLAH, MUHAMMAD
10750566	7001811	150		METHOD FOR MAKING MEMORY CELL WITHOUT HALO IMPLANT	KHELLAH, MUHAMMAD
11066395	7031203	150	02/28/2005	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	KHELLAH, MUHAMMAD
10273627	6801463	150	10/17/2002	METHOD AND APPARATUS FOR LEAKAGE COMPENSATION WITH FULL VCC PRE-CHARGE	KHELLAH, MUHAMMAD M.
10305753	6909652	150	11/26/2002	SRAM BIT-LINE REDUCTION	KHELLAH, MUHAMMAD M.
10330652	Not Issued	89	12/27/2002	Multi-ported register files	KHELLAH, MUHAMMAD M.
10334410	<u>6784688</u>	150	12/30/2002	SKEWED REPEATER BUS	KHELLAH, MUHAMMAD M.
10334456	6831871	150	12/30/2002	STABLE MEMORY CELL READ	KHELLAH, MUHAMMAD M.
10334746	Not Issued	30	12/31/2002	Method and apparatus for bus repeater tapering	KHELLAH, MUHAMMAD M.
10716755	7072205	150	11/19/2003	FLOATING-BODY DRAM WITH TWO-PHASE WRITE	KHELLAH, MUHAMMAD M.
10721184	7002842	150	11	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY	KHELLAH, MUHAMMAD M.

ľ				WITH PURGE LINE	
10738216	7020041	150	12/18/2003	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	KHELLAH, MUHAMMAD M.
10738220	6876571	150	12/18/2003	STATIC RANDOM ACCESS MEMORY HAVING LEAKAGE REDUCTION CIRCUIT	KHELLAH, MUHAMMAD M.
10740551	6952376	150	12/22/2003	METHOD AND APPARATUS TO GENERATE A REFERENCE VALUE IN A MEMORY ARRAY	KHELLAH, MUHAMMAD M.
10746148	6906973	150	12/24/2003	BITE-LINE DROOP REDUCTION	KHELLAH, MUHAMMAD M.
<u>10749734</u>	Not Issued	93	12/30/2003	1P1N 2T GAIN CELL	KHELLAH, MUHAMMAD M.
10750572	6992339	150	12/31/2003	ASYMMETRIC MEMORY CELL	KHELLAH, MUHAMMAD M.
10810093	6985380	150	03/26/2004	SRAM WITH FORWARD BODY BIASING TO IMPROVE READ CELL STABILITY	KHELLAH, MUHAMMAD M.
10812894	Not Issued	71	03/31/2004	SRAM device having forward body bias control	KHELLAH, MUHAMMAD M.
10813084	6992603	150	03/31/2004	SINGLE-STAGE AND MULTI- STAGE LOW POWER INTERCONNECT ARCHITECTURES	KHELLAH, MUHAMMAD M.
10879480	7098507	150	06/30/2004	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY AND METHOD OF FABRICATION IN TRI-GATE TECHNOLOGY	KHELLAH, MUHAMMAD M.
10880337	Not Issued	95	06/29/2004	OVERVOLTAGE DETECTION APPARATUS, METHOD, AND SYSTEM	11 -
10880988	Not Issued	41	06/30/2004	Interconnect structure in integrated circuits	KHELLAH, MUHAMMAD M.
10881001	Not Issued	93	06/30/2004	TWO TRANSISTOR GAIN CELL, METHOD, AND SYSTEM	KHELLAH, MUHAMMAD M.
10942019	Not Issued	30	09/16/2004	Charge storage memory cell	KHELLAH, MUHAMMAD M.
10947765	Not Issued	61	09/23/2004	Majority voter apparatus, systems, and methods	KHELLAH, MUHAMMAD M.

10954537	Not Issued	95	09/29/2004	CROSSPOINT MEMORY ARRAY UTILIZING ONE TIME PROGRAMMABLE ANTIFUSE CELLS	KHELLAH, MUHAMMAD M.
10954931	7061806	150	09/30/2004	FLOATING-BODY MEMORY CELL WRITE	KHELLAH, MUHAMMAD M.
10956195	Not Issued	93	11 1	SRAM CELL POWER REDUCTION CIRCUIT	KHELLAH, MUHAMMAD M.
10956285	Not Issued	30		Non volatile data storage through dielectric breakdown	KHELLAH, MUHAMMAD M.
10956407	7075821	150	09/30/2004	APPARATUS AND METHOD FOR A ONE-PHASE WRITE TO A ONE-TRANSISTOR MEMORY CELL ARRAY	KHELLAH, MUHAMMAD M.
10979605	Not Issued	95	11/01/2004	OTP ANTIFUSE CELL AND CELL ARRAY	KHELLAH, MUHAMMAD M.
11001870	Not Issued	41	12/01/2004	Memory circuit	KHELLAH, MUHAMMAD M.
11008666	Not Issued	71	02/22/2005	2-Transistor floating-body dram	KHELLAH, MUHAMMAD M.
11027476	Not Issued	71	12/28/2004	One time programmable memory	KHELLAH, MUHAMMAD M.
11053786	Not Issued	30	02/09/2005	Non strobe sensing circuit	KHELLAH, MUHAMMAD M.
11053788	Not Issued	30	02/09/2005	Majority voter circuit design	KHELLAH, MUHAMMAD M.
11059174	Not Issued	20	02/16/2005	Representative majority voter for bus invert coding	KHELLAH, MUHAMMAD M.
11134450	Not Issued	30		Reducing power consumption in integrated circuits	KHELLAH, MUHAMMAD M.
11137905	Not Issued	30	05/25/2005	Memory with dynamically adjustable supply	KHELLAH, MUHAMMAD M.
11151982	Not Issued	30	06/14/2005	Purge-based floating body memory	KHELLAH, MUHAMMAD M.
11158518	Not Issued	30	06/21/2005	Apparatus and method for programming a memory array	KHELLAH, MUHAMMAD M.
11169106	Not Issued	30	06/27/2005	Memory cell driver circuits	KHELLAH, MUHAMMAD M.
11170504	Not Issued	30	06/29/2005	Capacitor structure for a logic process	KHELLAH, MUHAMMAD M.
11172078	Not Issued	41	06/29/2005	Memory circuit	KHELLAH, MUHAMMAD M.
11172742	Not Issued	30	06/30/2005	Operating an information storage cell array	KHELLAH, MUHAMMAD M.

11225912	Not Issued	30			KHELLAH, MUHAMMAD M.
11239903	Not Issued	30			KHELLAH, MUHAMMAD M.
11268098	Not Issued	30	11/07/2005	Asymmetric memory cell	KHELLAH, MUHAMMAD M.

Casuah Amatham Impantor	Last Name	First Name	
Search Another: Inventor	khellah	muhammad	Search !

To go back use Back button on your browser toolbar.

Day: Friday Date: 8/11/2006

Time: 17:06:49

### **Inventor Name Search Result**

Your Search was:

Last Name = SOMASEKHAR

First Name = DINESH

F					
Application#	Patent#	Status	Date Filed	Title	Inventor Name
08412183	Not Issued	161	03/28/1995	APPARATUS AND METHOD FOR A REDUCED POWER MEMORY DIFFERENTIAL VOLTAGE SENSE- AMPLIFIER	SOMASEKHAR, DINESH
08937832	6014041	150	09/26/1997	DIFFERENTIAL CURRENT SWITCH LOGIC GATE	SOMASEKHAR, DINESH
08997071	6002272	150	12/23/1997	TRI-RAIL DOMINO CIRCUIT	SOMASEKHAR, DINESH
09539933	6421289	150	03/31/2000	METHOD AND APPARATUS FOR CHARGE-TRANSFER PRE-SENSING	SOMASEKHAR, DINESH
09690513	6496402	150	10/17/2000	NOISE SUPPRESSION FOR OPEN BIT LINE DRAM ARCHITECTURES	SOMASEKHAR, DINESH
09690687	6421269	150	10/17/2000	LOW-LEAKAGE MOS PLANAR CAPACITORS FOR USE WITHIN DRAM STORAGE CELLS	SOMASEKHAR, DINESH
<u>09733216</u>	6459316	150	12/08/2000	FLIP FLOP CIRCUIT	SOMASEKHAR, DINESH
09733482	6701339	150	12/08/2000	PIPELINED COMPRESSOR CIRCUIT	SOMASEKHAR, DINESH
09740104	6351156	150	12/18/2000	Noise reduction circuit	SOMASEKHAR, DINESH
09796072	6982589	150	02/28/2001	MULTI-STAGE MULTIPLEXER	SOMASEKHAR, DINESH
09823575	6608786	150	03/30/2001	APPARATUS AND METHOD FOR A MEMORY STORAGE CELL LEAKAGE CANCELLATION SCHEME	
<u>09873557</u>	7080111	150	4	FLOATING POINT MULTIPLY ACCUMULATOR	SOMASEKHAR, DINESH

ĺ					L Î
09873721	6889241	150	06/04/2001	FLOATING POINT ADDER	SOMASEKHAR, DINESH
09941053	6567329	150		MULTIPLE WORD-LINE ACCESSING AND ACCESSOR	SOMASEKHAR, DINESH
09966586	6757784	150	11	HIDING REFRESH OF MEMORY AND REFRESH- HIDDEN MEMORY	SOMASEKHAR, DINESH
10117163	6724648	150	04/05/2002	SRAM ARRAY WITH DYNAMIC VOLTAGE FOR REDUCING ACTIVE LEAKAGE POWER	SOMASEKHAR, DINESH
10208130	6597223	150	07/30/2002	FLIP FLOP CIRCUIT	SOMASEKHAR, DINESH
10241791	6707708	150	09/10/2002	STATIC RANDOM ACCESS MEMORY WITH SYMMETRIC LEAKAGE- COMPENSATED BIT LINE	SOMASEKHAR, DINESH
10267951	6784722	150	10/09/2002	WIDE-RANGE LOCAL BIAS GENERATOR FOR BODY BIAS GRID	SOMASEKHAR, DINESH
10273627	6801463	150	10/17/2002	METHOD AND APPARATUS FOR LEAKAGE COMPENSATION WITH FULL VCC PRE-CHARGE	SOMASEKHAR, DINESH
10300398	6721222	150	11/19/2002	NOISE SUPPRESSION FOR OPEN BIT LINE DRAM ARCHITECTURES	SOMASEKHAR, DINESH
10305753	6909652	150		SRAM BIT-LINE REDUCTION	SOMASEKHAR, DINESH
10316728	6707755	150	12/11/2002	HIGH VOLTAGE DRIVER	SOMASEKHAR, DINESH
10324177	6879531	150	12/19/2002	REDUCED READ DELAY FOR SINGLE-ENDED SENSING	SOMASEKHAR, DINESH
10324178	6724649	150	12/19/2002	MEMORY CELL LEAKAGE REDUCTION	SOMASEKHAR, DINESH
10334456	6831871	150	12/30/2002	STABLE MEMORY CELL READ	SOMASEKHAR, DINESH
10461293	6801465	150	06/13/2003	APPARATUS AND METHOD FOR A MEMORY STORAGE CELL LEAKAGE CANCELLATION SCHEME	SOMASEKHAR, DINESH
10691342	Not	41	10/21/2003	Hiding refresh of memory and	SOMASEKHAR,

				refresh-hidden memory	DINESH
10716755	7072205	150	11/19/2003	FLOATING-BODY DRAM WITH TWO-PHASE WRITE	SOMASEKHAR, DINESH
10721178	Not Issued	61	11/26/2003	Systolic memory arrays	SOMASEKHAR, DINESH
10721184	7002842	150	11/26/2003	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY WITH PURGE LINE	SOMASEKHAR, DINESH
10738216	7020041	150	12/18/2003	METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	SOMASEKHAR, DINESH
10738220	6876571	150	ik I	STATIC RANDOM ACCESS MEMORY HAVING LEAKAGE REDUCTION CIRCUIT	SOMASEKHAR, DINESH
10740551	6952376	150	12/22/2003	METHOD AND APPARATUS TO GENERATE A REFERENCE VALUE IN A MEMORY ARRAY	SOMASEKHAR, DINESH
10746148	6906973	150	12/24/2003	BITE-LINE DROOP REDUCTION	SOMASEKHAR, DINESH
10748222	6903984	150	12/31/2003	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	SOMASEKHAR, DINESH
10749734	Not Issued	93	12/30/2003	1P1N 2T GAIN CELL	SOMASEKHAR, DINESH
10750566	7001811	150	12/31/2003	METHOD FOR MAKING MEMORY CELL WITHOUT HALO IMPLANT	SOMASEKHAR, DINESH
10750572	6992339	150	12/31/2003	ASYMMETRIC MEMORY CELL	SOMASEKHAR, DINESH
10810093	6985380	150	03/26/2004	SRAM WITH FORWARD BODY BIASING TO IMPROVE READ CELL STABILITY	SOMASEKHAR, DINESH
10812894	Not Issued	71	03/31/2004	SRAM device having forward body bias control	SOMASEKHAR, DINESH
10879480	7098507	150	06/30/2004	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY AND METHOD OF FABRICATION IN TRI-GATE TECHNOLOGY	SOMASEKHAR, DINESH

10880337	Not Issued	95			SOMASEKHAR, DINESH
10881001	Not Issued	93	06/30/2004		SOMASEKHAR, DINESH
10942019	Not Issued	30	09/16/2004	, , ,	SOMASEKHAR, DINESH
10947869	Not Issued	95		GATING FOR DUAL EDGE- TRIGGERED CLOCKING	SOMASEKHAR, DINESH
10954537	Not Issued	95	09/29/2004	CROSSPOINT MEMORY ARRAY UTILIZING ONE TIME PROGRAMMABLE ANTIFUSE CELLS	SOMASEKHAR, DINESH
10954931	7061806	150	09/30/2004	FLOATING-BODY MEMORY CELL WRITE	SOMASEKHAR, DINESH
10956195	Not Issued	93	09/30/2004	SRAM CELL POWER REDUCTION CIRCUIT	SOMASEKHAR, DINESH
10956285	Not Issued	30	09/30/2004	Non volatile data storage through dielectric breakdown	SOMASEKHAR, DINESH

	Last Name	First Name	
Search Another: Inventor	somasekhar	dinesh	Search !

To go back use Back button on your browser toolbar.



Day : Friday Date: 8/11/2006

Time: 17:07:05

### **Inventor Name Search Result**

Your Search was:

Last Name = DE

First Name = VIVEK

Application#	Patent#	Status	Date Filed	Title	Inventor Name
08997071	6002272	150	12/23/1997	TRI-RAIL DOMINO CIRCUIT	DE, VIVEK
09001449	5986473	150		DIFFERENTIAL, MIXED SWING, TRISTATE DRIVER CIRCUIT FOR HIGH PERFORMANCE AND LOW POWER ON-CHIP INTERCONNECTS	DE, VIVEK
10117163	6724648	150	04/05/2002	SRAM ARRAY WITH DYNAMIC VOLTAGE FOR REDUCING ACTIVE LEAKAGE POWER	DE, VIVEK
10273627	6801463	150	10/17/2002	METHOD AND APPARATUS FOR LEAKAGE COMPENSATION WITH FULL VCC PRE-CHARGE	DE, VIVEK
10330652	Not Issued	89	12/27/2002	Multi-ported register files	DE, VIVEK
10748222	6903984	150	12/31/2003	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	DE, VIVEK
10748298	7030676	150	12/31/2003	TIMING CIRCUIT FOR SEPARATE POSITIVE AND NEGATIVE EDGE PLACEMENT IN A SWITCHING DC-DC CONVERTER	DE, VIVEK
10919672	Not Issued	25	08/16/2004	Stepwise drivers for DC/DC converters	DE, VIVEK
10924482	Not Issued	61	08/23/2004	DC/DC converters using dynamically-adjusted variable-size switches	DE, VIVEK
				'	

10954464	Not Issued	30	09/30/2004	CPU power delivery system	DE, VIVEK
10987278	Not Issued	61	11/12/2004	Level shifter	DE, VIVEK
11066395	7031203	150	02/28/2005	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	DE, VIVEK
11111060	Not Issued	30	04/21/2005	Level shifter	DE, VIVEK
11167978	Not Issued	41	06/27/2005	Voltage regulation using digital voltage control	DE, VIVEK
11170559	Not Issued	30	06/28/2005	Low-voltage, buffered bandgap reference with selectable output voltage	DE, VIVEK
11173065	Not Issued	30	06/30/2005	Multiphase transformer for a multiphase DC-DC converter	DE, VIVEK
11173760	Not Issued	25	06/30/2005	DC-DC converter switching transistor current measurement technique	DE, VIVEK
11323675	Not Issued	20	12/30/2005	Error-detection flip-flop	DE, VIVEK
09218723	6154045	150	12/22/1998	METHOD AND APPARATUS FOR REDUCING SIGNAL TRANSMISSION DELAY USING SKEWED GATES	DE, VIVEK K
09470275	6518833	150	12/22/1999	LOW VOLTAGE PVT INSENSITIVE MOSFET BASED VOLTAGE REFERENCE CIRCUIT	DE, VIVEK K.
09505212	Not Issued	161	02/16/2000	Forward body biased transistors with reduced temperature	DE, VIVEK K.
09527344	6492837	150	03/17/2000	DOMINO LOGIC WITH OUTPUT PREDISCHARGE	DE, VIVEK K.
09537971	6359802	150	03/28/2000	One-transistor and one-capacitor dram cell for logic process technology	DE, VIVEK K.
09540230	Not Issued	161	03/31/2000	Footless domino gate	DE, VIVEK K.
09607495	6518796	150	·	DYNAMIC CMOS CIRCUITS WITH INDIVIDUALLY ADJUSTABLE NOISE IMMUNITY	DE, VIVEK K.
09608314	6429711	150	06/30/2000	STACK-BASED IMPULSE FLIP- FLOP WITH STACK NODE	DE, VIVEK K.

				PRE-CHARGE AND STACK	ı
				NODE PRE-DISCHARGE	
09608457	6552887	150		VOLTAGE DEPENDENT CAPACITOR CONFIGURATION FOR HIGHER SOFT ERROR RATE TOLERANCE	DE, VIVEK K.
09672689	6683467	150	09/29/2000	METHOD AND APPARATUS FOR PROVIDING ROTATIONAL BURN-IN STRESS TESTING	DE, VIVEK K.
09672695	6459293	150	09/29/2000	MULTIPLE PARAMETER TESTING WITH IMPROVED SENSITIVITY	DE, VIVEK K.
09672696	6632686	150	09/29/2000	SILICON ON INSULATOR DEVICE DESIGN HAVING IMPROVED FLOATING BODY EFFECT	DE, VIVEK K.
09675579	6519176	150	09/29/2000	DUAL THRESHOLD SRAM CELL FOR SINGLE-ENDED SENSING	DE, VIVEK K.
09677698	6849909	150	09/28/2000	METHOD AND APPARATUS FOR WEAK INVERSION MODE MOS DECOUPLING CAPACITOR	DE, VIVEK K.
09690687	6421269	150	10/17/2000	LOW-LEAKAGE MOS PLANAR CAPACITORS FOR USE WITHIN DRAM STORAGE CELLS	DE, VIVEK K.
09707528	6744301	150	11/07/2000	SYSTEM USING BODY- BIASED SLEEP TRANSISTORS TO REDUCE LEAKAGE POWER WHILE MINIMIZING PERFORMANCE PENALITIES AND NOISE	DE, VIVEK K.
09727025	Not Issued	161	11/30/2000	Reference voltage translation circuit	DE, VIVEK K.
09727173	6346803	150	11/30/2000	Current reference	DE, VIVEK K.
09727176	6433624	150	11/30/2000	THRESHOLD VOLTAGE GENERATION CIRCUIT	DE, VIVEK K.
09731515	6486706	150	12/06/2000	DOMINO LOGIC WITH LOW- THRESHOLD NMOS PULL-UP	DE, VIVEK K.
09740104	6351156	150	12/18/2000	Noise reduction circuit	DE, VIVEK K.

09820067	6429726	150	03/27/2001	ROBUST FORWARD BODY BIAS GENERATION CIRCUIT WITH DIGITAL TRIMMING FOR DC POWER SUPPLY VARIATION	DE, VIVEK K.
09820579	6608513	150	03/28/2001	FLIP-FLOP CIRCUIT HAVING DUAL-EDGE TRIGGERED PULSE GENERATOR	DE, VIVEK K.
09821531	6469572	150	03/28/2001	FORWARD BODY BIAS GENERATION CIRCUITS BASED ON DIODE CLAMPS	DE, VIVEK K.
09823575	6608786	150	03/30/2001	APPARATUS AND METHOD FOR A MEMORY STORAGE CELL LEAKAGE CANCELLATION SCHEME	DE, VIVEK K.
09823633	6496040	150	03/30/2001	TRADING OFF GATE DELAY VERSUS LEAKAGE CURRENT USING DEVICE STACK EFFECT	DE, VIVEK K.
09846514	Not Issued	161	04/30/2001	CMOS bus pulsing	DE, VIVEK K.
09846604	6515513	150	04/30/2001	REDUCING LEAKAGE CURRENTS IN INTEGRATED CIRCUITS	DE, VIVEK K.
09855910	6445216	150	05/14/2001	SENSE AMPLIFIER HAVING REDUCED VT MISMATCH IN INPUT MATCHED DIFFERENTIAL PAIR	DE, VIVEK K.
09894464	6518817	150	06/28/2001	VOLTAGE BUFFER	DE, VIVEK K.
09894465	6763484	150	06/28/2001	BODY BIAS USING SCAN CHAINS	DE, VIVEK K.
09941053	6567329	150	08/28/2001	MULTIPLE WORD-LINE ACCESSING AND ACCESSOR	DE, VIVEK K.

Saarah Anathan Invantar	Last Name	First Name	
Search Another: Inventor	de	vivek	Search

To go back use Back button on your browser toolbar.

Day: Friday Date: 8/11/2006

Time: 17:07:25

### **Inventor Name Search Result**

Your Search was:

Last Name = TSCHANZ First Name = JAMES

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10956195	Not Issued	93		SRAM CELL POWER REDUCTION CIRCUIT	TSCHANZ, JAMES
11323675	Not Issued	20	12/30/2005	Error-detection flip-flop	TSCHANZ, JAMES
09608314	6429711	150	06/30/2000	STACK-BASED IMPULSE FLIP-FLOP WITH STACK NODE PRE-CHARGE AND STACK NODE PRE- DISCHARGE	TSCHANZ, JAMES W.
<u>09672696</u>	6632686	150	09/29/2000	SILICON ON INSULATOR DEVICE DESIGN HAVING IMPROVED FLOATING BODY EFFECT	TSCHANZ, JAMES W.
09707528	6744301	150	11/07/2000	SYSTEM USING BODY- BIASED SLEEP TRANSISTORS TO REDUCE LEAKAGE POWER WHILE MINIMIZING PERFORMANCE PENALITIES AND NOISE	TSCHANZ, JAMES W.
09820579	6608513	150	03/28/2001	FLIP-FLOP CIRCUIT HAVING DUAL-EDGE TRIGGERED PULSE GENERATOR	TSCHANZ, JAMES W.
09846514	Not Issued	161	04/30/2001	CMOS bus pulsing	TSCHANZ, JAMES W.
09846604	6515513	150	04/30/2001	REDUCING LEAKAGE CURRENTS IN INTEGRATED CIRCUITS	TSCHANZ, JAMES W.
09894465	6763484	150	06/28/2001	BODY BIAS USING SCAN CHAINS	TSCHANZ, JAMES W.
10010046	6642765	150	12/06/2001	TRANSMISSION-GATE BASED FLIP-FLOP	TSCHANZ, JAMES W.
10267951	6784722	150	10/09/2002	WIDE-RANGE LOCAL BIAS GENERATOR FOR BODY	TSCHANZ, JAMES W.

			1 1	BIAS GRID	
10328573	Not Issued	93	12/23/2002	METHOD AND APPARATUS FOR REDUCING POWER CONSUMPTION THROUGH DYNAMIC CONTROL OF SUPPLY VOLTAGE AND BODY BIAS INCLUDING MAINTAINING A SUBSTANTIALLY CONSTANT OPERATING FREQUENCY	TSCHANZ, JAMES W.
10330544	6806739	150	12/30/2002	TIME-BORROWING N-ONLY CLOCKED CYCLE LATCH	TSCHANZ, JAMES W.
10334410	6784688	150	12/30/2002	SKEWED REPEATER BUS	TSCHANZ, JAMES W.
10334746	Not Issued	30		Method and apparatus for bus repeater tapering	TSCHANZ, JAMES W.
10673283	Not Issued	161		Local bias generator for adaptive forward body bias	TSCHANZ, JAMES W.
10703562	7096433	150	11/10/2003	METHOD FOR POWER CONSUMPTION REDUCTION	TSCHANZ, JAMES W.
10738216	7020041	150		METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	TSCHANZ, JAMES W.
10745029	7015741	150	12/23/2003	ADAPTIVE BODY BIAS FOR CLOCK SKEW COMPENSATION	TSCHANZ, JAMES W.
10746759	7051295	150	12/23/2003	IC DESIGN PROCESS INCLUDING AUTOMATED REMOVAL OF BODY CONTACTS FROM MOSFET DEVICES	TSCHANZ, JAMES W.
10747805	7075180	150	12/29/2003	METHOD AND APPARATUS FOR APPLYING BODY BIAS TO INTEGRATED CIRCUIT DIE	TSCHANZ, JAMES W.
10792262	6917237	150	03/02/2004	TEMPERATURE DEPENDENT REGULATION OF THRESHOLD VOLTAGE	TSCHANZ, JAMES W.
10812894	Not Issued	71	03/31/2004	SRAM device having forward body bias control	TSCHANZ, JAMES W.
10813084	6992603	150	03/31/2004	SINGLE-STAGE AND MULTI- STAGE LOW POWER INTERCONNECT ARCHITECTURES.	TSCHANZ, JAMES W.
10873243	6970018	150	06/23/2004	CLOCKED CYCLE LATCH	TSCHANZ, JAMES

l i				CIRCUIT	w.
10879486	Not Issued	30		Method, apparatus and system of adjusting one or more performance-related parameters of a processor	TSCHANZ, JAMES W.
10880988	Not Issued	41	1	Interconnect structure in integrated circuits	TSCHANZ, JAMES W.
10947765	Not Issued	61		Majority voter apparatus, systems, and methods	TSCHANZ, JAMES W.
10947869	Not Issued	95	11 - 1	GATING FOR DUAL EDGE- TRIGGERED CLOCKING	TSCHANZ, JAMES W.
10953199	Not Issued	61		Frequency management apparatus, systems, and methods	TSCHANZ, JAMES W.
10953865	Not Issued	83	09/30/2004	System and method for applying within-die adaptive body bias	TSCHANZ, JAMES W.
10954256	Not Issued	40	09/29/2004	Control circuitry in stacked silicon	TSCHANZ, JAMES W.
10955383	Not Issued	30	09/30/2004	Power management integrated circuit	TSCHANZ, JAMES W.
10982266	Not Issued	95	11/03/2004	PROCESSOR APPARATUS WITH BODY BIAS CIRCUITRY TO DELAY THERMAL THROTTLING	TSCHANZ, JAMES W.
11018011	Not Issued	41	12/20/2004	Body biasing for dynamic circuit	TSCHANZ, JAMES W.
11018016	Not Issued	25	12/20/2004	Body biasing methods and circuits	TSCHANZ, JAMES W.
11038134	Not Issued	41	01/21/2005	Bias generator for body bias	TSCHANZ, JAMES W.
11038394	Not Issued	71	01/21/2005	Bias generator for body bias	TSCHANZ, JAMES W.
11053788	Not Issued	30	02/09/2005	Majority voter circuit design	TSCHANZ, JAMES W.
11059174	Not Issued	20	02/16/2005	Representative majority voter for bus invert coding	TSCHANZ, JAMES W.
11094574	Not Issued	30	03/31/2005	Method and apparatus to adjust die frequency	TSCHANZ, JAMES W.
11134450	Not Issued	30	05/23/2005	Reducing power consumption in integrated circuits	TSCHANZ, JAMES W.
11295400	Not Issued	30	12/06/2005	Component reliability budgeting system	TSCHANZ, JAMES W.
11314236	Not Issued	25	12/22/2005	Single-stage and multi-stage low power interconnect architectures	TSCHANZ, JAMES W.

11320789	Not Issued	30		Method and apparatus to clamp SRAM supply voltage	TSCHANZ, JAMES W.
<u>11321100</u> .	Not Issued	20			TSCHANZ, JAMES W.
11324628	Not Issued	20	01/03/2006	Bidirectional body bias regulation	TSCHANZ, JAMES W.
11486030	Not Issued	20		Method and apparatus for power consumption reduction	TSCHANZ, JAMES W.

Inventor Search Completed: No Records to Display.

Caruch Anothon Inventor	Last Name	First Name	
Search Another: Inventor	tschanz	james	Segrai :

To go back use Back button on your browser toolbar.

Day: Friday Date: 8/11/2006

Time: 17:05:56

### **Inventor Name Search Result**

Your Search was:

Last Name = TANG

First Name = STEPHEN

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10748222	6903984	150	12/31/2003	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	TANG, STEPHEN
10987278	Not Issued	61	11/12/2004	Level shifter	TANG, STEPHEN
11066395	7031203	150	02/28/2005	FLOATING-BODY DRAM USING WRITE WORD LINE FOR INCREASED RETENTION TIME	TANG, STEPHEN
11111060	Not Issued	30	04/21/2005	Level shifter	TANG, STEPHEN
10014009	Not Issued	161	12/10/2001	BALANCING GATE-LEAKAGE CURRENT IN DIFFERENTIAL PAIR CIRCUITS	TANG, STEPHEN H.
10025047	6693332	150	12/19/2001	CURRENT REFERENCE APPARATUS	TANG, STEPHEN H.
10162929	6643199	150	06/04/2002	MEMORY WITH REDUCED SUB-THRESHOLD LEAKAGE CURRENT IN DYNAMIC BIT LINES OF READ PORTS	TANG, STEPHEN H.
10267951	6784722	150	10/09/2002	WIDE-RANGE LOCAL BIAS GENERATOR FOR BODY BIAS GRID	TANG, STEPHEN H.
10330652	Not Issued	89	12/27/2002	Multi-ported register files	TANG, STEPHEN H.
10334644	6710642			BIAS GENERATION CIRCUIT	TANG, STEPHEN H.
10673283	Not Issued	161		Local bias generator for adaptive forward body bias	TANG, STEPHEN H.
10689128	6975005	150	10/20/2003	CURRENT REFERENCE APPARATUS AND SYSTEMS	TANG, STEPHEN H.

10716755	7072205	150		FLOATING-BODY DRAM WITH TWO-PHASE WRITE	TANG, STEPHEN H.
10721184	7002842	150	BI I	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY WITH PURGE LINE	TANG, STEPHEN H.
10738216	7020041	150		METHOD AND APPARATUS TO CLAMP SRAM SUPPLY VOLTAGE	TANG, STEPHEN H.
10740551	6952376	150	12/22/2003	METHOD AND APPARATUS TO GENERATE A REFERENCE VALUE IN A MEMORY ARRAY	TANG, STEPHEN H.
10746148	6906973	150	11 1	BITE-LINE DROOP REDUCTION	TANG, STEPHEN H.
10747084	6870418	150	12/30/2003	TEMPERATURE AND/OR PROCESS INDEPENDENT CURRENT GENERATION CIRCUIT	TANG, STEPHEN H.
10749734	Not Issued	93	12/30/2003	1P1N 2T GAIN CELL	TANG, STEPHEN H.
10750566	7001811	150	12/31/2003	METHOD FOR MAKING MEMORY CELL WITHOUT HALO IMPLANT	TANG, STEPHEN H.
10750572	6992339	150	12/31/2003	ASYMMETRIC MEMORY CELL	TANG, STEPHEN H.
10812894	Not Issued	71	03/31/2004	SRAM device having forward body bias control	TANG, STEPHEN H.
10879480	7098507	150	06/30/2004	FLOATING-BODY DYNAMIC RANDOM ACCESS MEMORY AND METHOD OF FABRICATION IN TRI-GATE TECHNOLOGY	TANG, STEPHEN H.
10879486	Not Issued	30	06/30/2004	Method, apparatus and system of adjusting one or more performance-related parameters of a processor	TANG, STEPHEN H.
10880337	Not Issued	95	06/29/2004	OVERVOLTAGE DETECTION APPARATUS, METHOD, AND SYSTEM	TANG, STEPHEN H.
10881001	Not Issued	93	06/30/2004	TWO TRANSISTOR GAIN CELL, METHOD, AND SYSTEM	TANG, STEPHEN H.
10942019	Not Issued	30	09/16/2004	Charge storage memory cell	TANG, STEPHEN H.
10953865	Not	83	09/30/2004	System and method for applying	TANG, STEPHEN

	Issued			within-die adaptive body bias	н.
10954537	Not Issued	95	09/29/2004	CROSSPOINT MEMORY ARRAY UTILIZING ONE TIME PROGRAMMABLE ANTIFUSE CELLS	TANG, STEPHEN H.
10954931	7061806	150	09/30/2004	FLOATING-BODY MEMORY CELL WRITE	TANG, STEPHEN H.
10956195	Not Issued	93	09/30/2004	SRAM CELL POWER REDUCTION CIRCUIT	TANG, STEPHEN H.
10956285	Not Issued	30	09/30/2004	Non volatile data storage through dielectric breakdown	TANG, STEPHEN H.
10956407	7075821	150	09/30/2004	APPARATUS AND METHOD FOR A ONE-PHASE WRITE TO A ONE-TRANSISTOR MEMORY CELL ARRAY	TANG, STEPHEN H.
10979605	Not Issued	95	11/01/2004	OTP ANTIFUSE CELL AND CELL ARRAY	TANG, STEPHEN H.
10982266	Not Issued	95	11/03/2004	PROCESSOR APPARATUS WITH BODY BIAS CIRCUITRY TO DELAY THERMAL THROTTLING	TANG, STEPHEN H.
11008666	Not Issued	71	02/22/2005	2-Transistor floating-body dram	TANG, STEPHEN H.
11027476	Not Issued	71	12/28/2004	One time programmable memory	TANG, STEPHEN H.
11038134	Not Issued	41	01/21/2005	Bias generator for body bias	TANG, STEPHEN H.
11038394	Not Issued	71	01/21/2005	Bias generator for body bias	TANG, STEPHEN H.
11053786	Not Issued	30	02/09/2005	Non strobe sensing circuit	TANG, STEPHEN H.
11134450	Not Issued	30	05/23/2005	Reducing power consumption in integrated circuits	TANG, STEPHEN H.
11151982	Not Issued	30	06/14/2005	Purge-based floating body memory	TANG, STEPHEN H.
11158518	Not Issued	30	06/21/2005	Apparatus and method for programming a memory array	TANG, STEPHEN H.
11170504	Not Issued	30	06/29/2005	Capacitor structure for a logic process	TANG, STEPHEN H.
11239903	Not Issued	30	09/30/2005	Dual gate oxide one time programmable (OTP) antifuse cell	TANG, STEPHEN H.
11268098	Not Issued	30	11/07/2005	Asymmetric memory cell	TANG, STEPHEN H.

11268430	Not Issued	30	11/07/2005	Memory cell without halo implant	TANG, STEPHEN H.
11289621	7057927	150		<u> </u>	TANG, STEPHEN H.
11295400	Not Issued	30		Component reliability budgeting system	TANG, STEPHEN H.
11320789	Not Issued	30		Method and apparatus to clamp SRAM supply voltage	TANG, STEPHEN H.

Search Another: I	Last Name	First Name	
	tang	stephen	Search

To go back use Back button on your browser toolbar.

Back to  $\underline{PALM} \mid \underline{ASSIGNMENT} \mid \underline{OASIS} \mid$  Home page